page1
Process 7
MMU/TLB
unpopulated
MMU trap issued